A 500-MS/s, 2.0-mW, 8-Bit Subranging ADC with Time-Domain Quantizer
نویسندگان
چکیده
This paper describes a novel energy-efficient, high-speed ADC architecture combining a flash ADC and a TDC. A high conversion rate can be obtained owing to the flash coarse ADC, and low-power dissipation can be attained using the TDC as a fine ADC. Moreover, a capacitive coupled ramp circuit is proposed to achieve high linearity. A test chip was fabricated using 65-nm digital CMOS technology. The test chip demonstrated a high sampling frequency of 500 MHz and a low-power dissipation of 2.0 mW, resulting in a low FOM of 32 fJ/conversion-step.
منابع مشابه
A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation
A 6-bit, 7 mW, 700 MS/s subranging ADC using Capacitive DAC (CDAC) and gate-weighted interpolation fabricated in 90 nm CMOS technology is demonstrated. CDACs are used as a reference selection circuit instead of resistive DACs (RDAC) for reducing settling time and power dissipation. A gate-weighted interpolation scheme is also incorporated to the comparators, to reduce the circuit components, po...
متن کاملA 100-MS/s 8-b CMOS Subranging ADC with Sustained Parametric Performance
A 100-MS/s 8-b CMOS analog-to-digital converter (ADC) designed for very low supply voltage and power dissipation is presented. This single-ended-input ADC is based on the unified two-step subranging architecture, which processes the coarse and fine decisions in identical signal paths to maximize their matching. However, to minimize power and area, the coarse-to-fine overlap correction has been ...
متن کاملA 12-Bit, 10-MHz Bandwidth, Continuous-Time Sigma-Delta ADC with a 5-Bit, 950-MS/s VCO-Based Quantizer
The use of VCO-based quantization within continuous-time (CT) analog-to-digital converter (ADC) structures is explored, with a custom prototype in 0.13 m CMOS showing measured performance of 86/72 dB SNR/SNDR with 10 MHz bandwidth while consuming 40 mW from a 1.2 V supply and occupying an active area of 640 m 660 m. A key element of the ADC structure is a 5-bit VCO-based quantizer clocked at 95...
متن کاملCompact low-power 7-bit 2.6 GS/s 65 nm CMOS ADC for 60 GHz applications
A 7-bit, 2.6 GS/s time-interleaved analogue-to-digital converter (ADC) for 60 GHz applications is designed and fabricated in 65 nm CMOS. The proposed subranging ADC architecture with time-shifting track-and-hold and two-phase amplification and encoding significantly enhances the speed of individual ADCs and reduces the number of interleaved channels to only four. At 2.6 GS/s sampling rate with ...
متن کاملVco-Based continuous-Time Sigma Delta ADC Based on a Dual-VCO-quantizer-Loop Structure
This paper explores a continuous time (CT) sigma delta ( ) analog-to-digital converter (ADC) based on a dual-voltage-controlled oscillator (VCO)-quantizer-loop structure. A thirdorder ̄lter is adopted to reduce quantization noise and VCO nonlinearity. Even-order harmonics of VCO are signi ̄cantly reduced by the proposed dual-VCO-quantizer-loop structure. The prototype with 10MHz bandwidth and 400...
متن کامل